\doxysection{stm32h7xx\+\_\+ll\+\_\+bus.\+h}
\hypertarget{stm32h7xx__ll__bus_8h_source}{}\label{stm32h7xx__ll__bus_8h_source}\index{C:/Users/ASUS/Desktop/dm-\/ctrlH7-\/balance-\/9025test/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_ll\_bus.h@{C:/Users/ASUS/Desktop/dm-\/ctrlH7-\/balance-\/9025test/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_ll\_bus.h}}
\mbox{\hyperlink{stm32h7xx__ll__bus_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00034\ }
\DoxyCodeLine{00035\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\#ifndef\ STM32H7xx\_LL\_BUS\_H}}
\DoxyCodeLine{00037\ \textcolor{preprocessor}{\#define\ STM32H7xx\_LL\_BUS\_H}}
\DoxyCodeLine{00038\ }
\DoxyCodeLine{00039\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00040\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00041\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00042\ }
\DoxyCodeLine{00043\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx_8h}{stm32h7xx.h}}"{}}}
\DoxyCodeLine{00045\ }
\DoxyCodeLine{00049\ }
\DoxyCodeLine{00050\ \textcolor{preprocessor}{\#if\ defined(RCC)}}
\DoxyCodeLine{00051\ }
\DoxyCodeLine{00055\ }
\DoxyCodeLine{00056\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00057\ }
\DoxyCodeLine{00058\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00059\ }
\DoxyCodeLine{00060\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00061\ }
\DoxyCodeLine{00062\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00063\ }
\DoxyCodeLine{00064\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00068\ }
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_MDMA\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_MDMAEN}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_DMA2D\ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_DMA2DEN}}
\DoxyCodeLine{00074\ }
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#if\ defined(JPEG)}}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_JPGDEC\ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_JPGDECEN}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ JPEG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00078\ }
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_FMC\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_FMCEN}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_QSPI\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_QSPIEN}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00083\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)\ ||\ defined(OCTOSPI2)}}
\DoxyCodeLine{00084\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_OSPI1\ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_OSPI1EN}}
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_OSPI2\ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_OSPI2EN}}
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*(OCTOSPI1)\ ||\ (OCTOSPI2)*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_OCTOSPIM\ \ \ \ \ \ \ RCC\_AHB3ENR\_IOMNGREN}}
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#if\ defined(OTFDEC1)\ ||\ defined(OTFDEC2)}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_OTFDEC1\ \ \ \ \ \ \ \ RCC\_AHB3ENR\_OTFDEC1EN}}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_OTFDEC2\ \ \ \ \ \ \ \ RCC\_AHB3ENR\_OTFDEC2EN}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ (OTFDEC1)\ ||\ (OTFDEC2)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_GFXMMU\ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_GFXMMUEN}}
\DoxyCodeLine{00096\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GFXMMU\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00097\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_SDMMC1\ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_SDMMC1EN}}
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_FLASH\ \ \ \ \ \ \ \ \ \ RCC\_AHB3LPENR\_FLASHLPEN}}
\DoxyCodeLine{00099\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_DTCM1\ \ \ \ \ \ \ \ \ \ RCC\_AHB3LPENR\_DTCM1LPEN}}
\DoxyCodeLine{00100\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_DTCM2\ \ \ \ \ \ \ \ \ \ RCC\_AHB3LPENR\_DTCM2LPEN}}
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_ITCM\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3LPENR\_ITCMLPEN}}
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB3LPENR\_AXISRAMLPEN)}}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_AXISRAM\ \ \ \ \ \ \ \ RCC\_AHB3LPENR\_AXISRAMLPEN}}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_AXISRAM1\ \ \ \ \ \ \ RCC\_AHB3LPENR\_AXISRAM1LPEN}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_AXISRAM\ \ \ \ \ \ \ \ LL\_AHB3\_GRP1\_PERIPH\_AXISRAM1\ \ \ }\textcolor{comment}{/*\ for\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB3LPENR\_AXISRAMLPEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#if\ defined(CD\_AXISRAM2\_BASE)}}
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_AXISRAM2\ \ \ \ \ \ \ RCC\_AHB3LPENR\_AXISRAM2LPEN}}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CD\_AXISRAM2\_BASE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\#if\ defined(CD\_AXISRAM3\_BASE)}}
\DoxyCodeLine{00112\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_AXISRAM3\ \ \ \ \ \ \ RCC\_AHB3LPENR\_AXISRAM3LPEN}}
\DoxyCodeLine{00113\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CD\_AXISRAM3\_BASE\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00117\ }
\DoxyCodeLine{00118\ }
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_DMA1\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMA1EN}}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_DMA2\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMA2EN}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_ADC12\ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_ADC12EN}}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_ART\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_ARTEN}}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB1ENR\_CRCEN)}}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_CRC\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_CRCEN}}
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB1ENR\_CRCEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00131\ \textcolor{preprocessor}{\#if\ defined(ETH)}}
\DoxyCodeLine{00132\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_ETH1MAC\ \ \ \ \ \ \ \ RCC\_AHB1ENR\_ETH1MACEN}}
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_ETH1TX\ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_ETH1TXEN}}
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_ETH1RX\ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_ETH1RXEN}}
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ETH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_USB1OTGHS\ \ \ \ \ \ RCC\_AHB1ENR\_USB1OTGHSEN}}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_USB1OTGHSULPI\ \ RCC\_AHB1ENR\_USB1OTGHSULPIEN}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#if\ defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_USB2OTGHS\ \ \ \ \ \ RCC\_AHB1ENR\_USB2OTGHSEN}}
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_USB2OTGHSULPI\ \ RCC\_AHB1ENR\_USB2OTGHSULPIEN}}
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB2\_OTG\_FS\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00145\ }
\DoxyCodeLine{00146\ }
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_DCMI\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_DCMIEN}}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#if\ defined(HSEM)\ \&\&\ defined(RCC\_AHB2ENR\_HSEMEN)}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_HSEM\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_HSEMEN}}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSEM\ \&\&\ RCC\_AHB2ENR\_HSEMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\#if\ defined(CRYP)}}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_CRYP\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_CRYPEN}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRYP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_HASH\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_HASHEN}}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_RNG\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_RNGEN}}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_SDMMC2\ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_SDMMC2EN}}
\DoxyCodeLine{00162\ \textcolor{preprocessor}{\#if\ defined(FMAC)}}
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_FMAC\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_FMACEN}}
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMAC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00165\ \textcolor{preprocessor}{\#if\ defined(CORDIC)}}
\DoxyCodeLine{00166\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_CORDIC\ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_CORDICEN}}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORDIC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#if\ defined(BDMA1)}}
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_BDMA1\ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_BDMA1EN}}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ BDMA1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00171\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2ENR\_D2SRAM1EN)}}
\DoxyCodeLine{00172\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_D2SRAM1\ \ \ \ \ \ \ \ RCC\_AHB2ENR\_D2SRAM1EN}}
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00174\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_AHBSRAM1\ \ \ \ \ \ \ RCC\_AHB2ENR\_AHBSRAM1EN}}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_D2SRAM1\ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_PERIPH\_AHBSRAM1\ \ \ \ }\textcolor{comment}{/*\ for\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00176\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2ENR\_D2SRAM1EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2ENR\_D2SRAM2EN)}}
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_D2SRAM2\ \ \ \ \ \ \ \ RCC\_AHB2ENR\_D2SRAM2EN}}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_AHBSRAM2\ \ \ \ \ \ \ RCC\_AHB2ENR\_AHBSRAM2EN}}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_D2SRAM2\ \ \ \ \ \ \ \ LL\_AHB2\_GRP1\_PERIPH\_AHBSRAM2\ \ \ \ }\textcolor{comment}{/*\ for\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2ENR\_D2SRAM2EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2ENR\_D2SRAM3EN)}}
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_D2SRAM3\ \ \ \ \ \ \ \ RCC\_AHB2ENR\_D2SRAM3EN}}
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2ENR\_D2SRAM3EN\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00189\ }
\DoxyCodeLine{00190\ }
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_GPIOA\ \ \ \ \ \ \ \ \ \ RCC\_AHB4ENR\_GPIOAEN}}
\DoxyCodeLine{00195\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_GPIOB\ \ \ \ \ \ \ \ \ \ RCC\_AHB4ENR\_GPIOBEN}}
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_GPIOC\ \ \ \ \ \ \ \ \ \ RCC\_AHB4ENR\_GPIOCEN}}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_GPIOD\ \ \ \ \ \ \ \ \ \ RCC\_AHB4ENR\_GPIODEN}}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_GPIOE\ \ \ \ \ \ \ \ \ \ RCC\_AHB4ENR\_GPIOEEN}}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_GPIOF\ \ \ \ \ \ \ \ \ \ RCC\_AHB4ENR\_GPIOFEN}}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_GPIOG\ \ \ \ \ \ \ \ \ \ RCC\_AHB4ENR\_GPIOGEN}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_GPIOH\ \ \ \ \ \ \ \ \ \ RCC\_AHB4ENR\_GPIOHEN}}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_GPIOI\ \ \ \ \ \ \ \ \ \ RCC\_AHB4ENR\_GPIOIEN}}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_GPIOJ\ \ \ \ \ \ \ \ \ \ RCC\_AHB4ENR\_GPIOJEN}}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_GPIOK\ \ \ \ \ \ \ \ \ \ RCC\_AHB4ENR\_GPIOKEN}}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4ENR\_CRCEN)}}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_CRC\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB4ENR\_CRCEN}}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB4ENR\_CRCEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#if\ defined(BDMA2)}}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_BDMA2\ \ \ \ \ \ \ \ \ \ RCC\_AHB4ENR\_BDMA2EN}}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_BDMA\ \ \ \ \ \ \ \ \ \ \ LL\_AHB4\_GRP1\_PERIPH\_BDMA2\ \ }\textcolor{comment}{/*\ for\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_BDMA\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB4ENR\_BDMAEN}}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ BDMA2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_ADC3\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB4ENR\_ADC3EN}}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#if\ defined(HSEM)\ \&\&\ defined(RCC\_AHB4ENR\_HSEMEN)}}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_HSEM\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB4ENR\_HSEMEN}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSEM\ \&\&\ RCC\_AHB4ENR\_HSEMEN*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_BKPRAM\ \ \ \ \ \ \ \ \ RCC\_AHB4ENR\_BKPRAMEN}}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4LPENR\_SRAM4LPEN)}}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_SRAM4\ \ \ \ \ \ \ \ \ \ RCC\_AHB4LPENR\_SRAM4LPEN}}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_D3SRAM1\ \ \ \ \ \ \ \ LL\_AHB4\_GRP1\_PERIPH\_SRAM4}}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_SRDSRAM\ \ \ \ \ \ \ \ RCC\_AHB4ENR\_SRDSRAMEN}}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_SRAM4\ \ \ \ \ \ \ \ \ \ LL\_AHB4\_GRP1\_PERIPH\_SRDSRAM\ \ }\textcolor{comment}{/*\ for\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\#define\ LL\_AHB4\_GRP1\_PERIPH\_D3SRAM1\ \ \ \ \ \ \ \ LL\_AHB4\_GRP1\_PERIPH\_SRDSRAM\ \ }\textcolor{comment}{/*\ for\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB4ENR\_D3SRAM1EN\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00234\ }
\DoxyCodeLine{00235\ }
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ LL\_APB3\_GRP1\_PERIPH\_LTDC\ \ \ \ \ \ \ \ \ \ \ RCC\_APB3ENR\_LTDCEN}}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\#define\ LL\_APB3\_GRP1\_PERIPH\_DSI\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB3ENR\_DSIEN}}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\#define\ LL\_APB3\_GRP1\_PERIPH\_WWDG1\ \ \ \ \ \ \ \ \ \ RCC\_APB3ENR\_WWDG1EN}}
\DoxyCodeLine{00246\ \textcolor{preprocessor}{\#if\ defined(RCC\_APB3ENR\_WWDGEN)}}
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\#define\ LL\_APB3\_GRP1\_PERIPH\_WWDG\ \ \ \ \ \ \ \ \ \ \ LL\_APB3\_GRP1\_PERIPH\_WWDG1\ \ \ }\textcolor{comment}{/*\ for\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_APB3ENR\_WWDGEN\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00252\ }
\DoxyCodeLine{00253\ }
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_TIM2\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_TIM2EN}}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_TIM3\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_TIM3EN}}
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_TIM4\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_TIM4EN}}
\DoxyCodeLine{00260\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_TIM5\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_TIM5EN}}
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_TIM6\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_TIM6EN}}
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_TIM7\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_TIM7EN}}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_TIM12\ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_TIM12EN}}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_TIM13\ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_TIM13EN}}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_TIM14\ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_TIM14EN}}
\DoxyCodeLine{00266\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_LPTIM1\ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_LPTIM1EN}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_WWDG2\ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_WWDG2EN}}
\DoxyCodeLine{00269\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00270\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_SPI2\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_SPI2EN}}
\DoxyCodeLine{00271\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_SPI3\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_SPI3EN}}
\DoxyCodeLine{00272\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_SPDIFRX\ \ \ \ \ \ \ \ RCC\_APB1LENR\_SPDIFRXEN}}
\DoxyCodeLine{00273\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_USART2\ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_USART2EN}}
\DoxyCodeLine{00274\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_USART3\ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_USART3EN}}
\DoxyCodeLine{00275\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_UART4\ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_UART4EN}}
\DoxyCodeLine{00276\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_UART5\ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_UART5EN}}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_I2C1\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_I2C1EN}}
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_I2C2\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_I2C2EN}}
\DoxyCodeLine{00279\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_I2C3\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_I2C3EN}}
\DoxyCodeLine{00280\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{00281\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_I2C5\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_I2C5EN}}
\DoxyCodeLine{00282\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00283\ \textcolor{preprocessor}{\#if\ defined(RCC\_APB1LENR\_CECEN)}}
\DoxyCodeLine{00284\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_CEC\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_CECEN}}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_HDMICEC\ \ \ \ \ \ \ \ RCC\_APB1LENR\_HDMICECEN}}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_CEC\ \ \ \ \ \ \ \ \ \ \ \ LL\_APB1\_GRP1\_PERIPH\_HDMICEC\ \ \ }\textcolor{comment}{/*\ for\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_APB1LENR\_CECEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00289\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_DAC12\ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_DAC12EN}}
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_UART7\ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_UART7EN}}
\DoxyCodeLine{00291\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_UART8\ \ \ \ \ \ \ \ \ \ RCC\_APB1LENR\_UART8EN}\textcolor{preprocessor}{}}
\DoxyCodeLine{00295\ }
\DoxyCodeLine{00296\ }
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP2\_PERIPH\_CRS\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1HENR\_CRSEN}}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP2\_PERIPH\_SWPMI1\ \ \ \ \ \ \ \ \ RCC\_APB1HENR\_SWPMIEN}}
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP2\_PERIPH\_OPAMP\ \ \ \ \ \ \ \ \ \ RCC\_APB1HENR\_OPAMPEN}}
\DoxyCodeLine{00303\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP2\_PERIPH\_MDIOS\ \ \ \ \ \ \ \ \ \ RCC\_APB1HENR\_MDIOSEN}}
\DoxyCodeLine{00304\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP2\_PERIPH\_FDCAN\ \ \ \ \ \ \ \ \ \ RCC\_APB1HENR\_FDCANEN}}
\DoxyCodeLine{00305\ \textcolor{preprocessor}{\#if\ defined(TIM23)}}
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP2\_PERIPH\_TIM23\ \ \ \ \ \ \ \ \ \ RCC\_APB1HENR\_TIM23EN}}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM23\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00308\ \textcolor{preprocessor}{\#if\ defined(TIM24)}}
\DoxyCodeLine{00309\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP2\_PERIPH\_TIM24\ \ \ \ \ \ \ \ \ \ RCC\_APB1HENR\_TIM24EN}}
\DoxyCodeLine{00310\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM24\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00314\ }
\DoxyCodeLine{00315\ }
\DoxyCodeLine{00319\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_TIM1\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM1EN}}
\DoxyCodeLine{00320\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_TIM8\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM8EN}}
\DoxyCodeLine{00321\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_USART1\ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_USART1EN}}
\DoxyCodeLine{00322\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_USART6\ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_USART6EN}}
\DoxyCodeLine{00323\ \textcolor{preprocessor}{\#if\ defined(UART9)}}
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_UART9\ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_UART9EN}}
\DoxyCodeLine{00325\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART9\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\#if\ defined(USART10)}}
\DoxyCodeLine{00327\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_USART10\ \ \ \ \ \ \ \ RCC\_APB2ENR\_USART10EN}}
\DoxyCodeLine{00328\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART10\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00329\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_SPI1\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SPI1EN}}
\DoxyCodeLine{00330\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_SPI4\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SPI4EN}}
\DoxyCodeLine{00331\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_TIM15\ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM15EN}}
\DoxyCodeLine{00332\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_TIM16\ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM16EN}}
\DoxyCodeLine{00333\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_TIM17\ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM17EN}}
\DoxyCodeLine{00334\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_SPI5\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SPI5EN}}
\DoxyCodeLine{00335\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_SAI1\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SAI1EN}}
\DoxyCodeLine{00336\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{00337\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_SAI2\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SAI2EN}}
\DoxyCodeLine{00338\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00339\ \textcolor{preprocessor}{\#if\ defined(SAI3)}}
\DoxyCodeLine{00340\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_SAI3\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SAI3EN}}
\DoxyCodeLine{00341\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00342\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_DFSDM1\ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_DFSDM1EN}}
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{00344\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_HRTIM\ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_HRTIMEN}}
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HRTIM1\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00349\ }
\DoxyCodeLine{00350\ }
\DoxyCodeLine{00354\ \textcolor{preprocessor}{\#define\ LL\_APB4\_GRP1\_PERIPH\_SYSCFG\ \ \ \ \ \ \ \ \ RCC\_APB4ENR\_SYSCFGEN}}
\DoxyCodeLine{00355\ \textcolor{preprocessor}{\#define\ LL\_APB4\_GRP1\_PERIPH\_LPUART1\ \ \ \ \ \ \ \ RCC\_APB4ENR\_LPUART1EN}}
\DoxyCodeLine{00356\ \textcolor{preprocessor}{\#define\ LL\_APB4\_GRP1\_PERIPH\_SPI6\ \ \ \ \ \ \ \ \ \ \ RCC\_APB4ENR\_SPI6EN}}
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\#define\ LL\_APB4\_GRP1\_PERIPH\_I2C4\ \ \ \ \ \ \ \ \ \ \ RCC\_APB4ENR\_I2C4EN}}
\DoxyCodeLine{00358\ \textcolor{preprocessor}{\#define\ LL\_APB4\_GRP1\_PERIPH\_LPTIM2\ \ \ \ \ \ \ \ \ RCC\_APB4ENR\_LPTIM2EN}}
\DoxyCodeLine{00359\ \textcolor{preprocessor}{\#define\ LL\_APB4\_GRP1\_PERIPH\_LPTIM3\ \ \ \ \ \ \ \ \ RCC\_APB4ENR\_LPTIM3EN}}
\DoxyCodeLine{00360\ \textcolor{preprocessor}{\#if\ defined(LPTIM4)}}
\DoxyCodeLine{00361\ \textcolor{preprocessor}{\#define\ LL\_APB4\_GRP1\_PERIPH\_LPTIM4\ \ \ \ \ \ \ \ \ RCC\_APB4ENR\_LPTIM4EN}}
\DoxyCodeLine{00362\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00363\ \textcolor{preprocessor}{\#if\ defined(LPTIM5)}}
\DoxyCodeLine{00364\ \textcolor{preprocessor}{\#define\ LL\_APB4\_GRP1\_PERIPH\_LPTIM5\ \ \ \ \ \ \ \ \ RCC\_APB4ENR\_LPTIM5EN}}
\DoxyCodeLine{00365\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00366\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#define\ LL\_APB4\_GRP1\_PERIPH\_DAC2\ \ \ \ \ \ \ \ \ \ \ RCC\_APB4ENR\_DAC2EN}}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00369\ \textcolor{preprocessor}{\#define\ LL\_APB4\_GRP1\_PERIPH\_COMP12\ \ \ \ \ \ \ \ \ RCC\_APB4ENR\_COMP12EN}}
\DoxyCodeLine{00370\ \textcolor{preprocessor}{\#define\ LL\_APB4\_GRP1\_PERIPH\_VREF\ \ \ \ \ \ \ \ \ \ \ RCC\_APB4ENR\_VREFEN}}
\DoxyCodeLine{00371\ \textcolor{preprocessor}{\#define\ LL\_APB4\_GRP1\_PERIPH\_RTCAPB\ \ \ \ \ \ \ \ \ RCC\_APB4ENR\_RTCAPBEN}}
\DoxyCodeLine{00372\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{00373\ \textcolor{preprocessor}{\#define\ LL\_APB4\_GRP1\_PERIPH\_SAI4\ \ \ \ \ \ \ \ \ \ \ RCC\_APB4ENR\_SAI4EN}}
\DoxyCodeLine{00374\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00375\ \textcolor{preprocessor}{\#if\ defined(DTS)}}
\DoxyCodeLine{00376\ \textcolor{preprocessor}{\#define\ LL\_APB4\_GRP1\_PERIPH\_DTS\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB4ENR\_DTSEN}}
\DoxyCodeLine{00377\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{00379\ \textcolor{preprocessor}{\#define\ LL\_APB4\_GRP1\_PERIPH\_DFSDM2\ \ \ \ \ \ \ \ \ RCC\_APB4ENR\_DFSDM2EN}}
\DoxyCodeLine{00380\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM2\_BASE\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00384\ }
\DoxyCodeLine{00388\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_BDMAAMEN)}}
\DoxyCodeLine{00389\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_BDMA\ \ \ \ \ \ \ \ \ \ RCC\_D3AMR\_BDMAAMEN}}
\DoxyCodeLine{00390\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00391\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_BDMA2\ \ \ \ \ \ \ \ \ RCC\_SRDAMR\_BDMA2AMEN}}
\DoxyCodeLine{00392\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_BDMA\ \ \ LL\_CLKAM\_PERIPH\_BDMA2\ }\textcolor{comment}{/*\ for\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00393\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3AMR\_BDMAAMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00394\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_GPIOAMEN)}}
\DoxyCodeLine{00395\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_GPIO\ \ \ \ \ \ \ \ \ \ RCC\_SRDAMR\_GPIOAMEN}}
\DoxyCodeLine{00396\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_SRDAMR\_GPIOAMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00397\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_LPUART1AMEN)}}
\DoxyCodeLine{00398\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_LPUART1\ \ \ \ \ \ \ RCC\_D3AMR\_LPUART1AMEN}}
\DoxyCodeLine{00399\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00400\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_LPUART1\ \ \ \ \ \ \ RCC\_SRDAMR\_LPUART1AMEN}}
\DoxyCodeLine{00401\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3AMR\_LPUART1AMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00402\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_SPI6AMEN)}}
\DoxyCodeLine{00403\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_SPI6\ \ \ \ \ \ \ \ \ \ RCC\_D3AMR\_SPI6AMEN}}
\DoxyCodeLine{00404\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00405\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_SPI6\ \ \ \ \ \ \ \ \ \ RCC\_SRDAMR\_SPI6AMEN}}
\DoxyCodeLine{00406\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3AMR\_SPI6AMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00407\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_I2C4AMEN)}}
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_I2C4\ \ \ \ \ \ \ \ \ \ RCC\_D3AMR\_I2C4AMEN}}
\DoxyCodeLine{00409\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00410\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_I2C4\ \ \ \ \ \ \ \ \ \ RCC\_SRDAMR\_I2C4AMEN}}
\DoxyCodeLine{00411\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3AMR\_I2C4AMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00412\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_LPTIM2AMEN)}}
\DoxyCodeLine{00413\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_LPTIM2\ \ \ \ \ \ \ \ RCC\_D3AMR\_LPTIM2AMEN}}
\DoxyCodeLine{00414\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00415\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_LPTIM2\ \ \ \ \ \ \ \ RCC\_SRDAMR\_LPTIM2AMEN}}
\DoxyCodeLine{00416\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3AMR\_LPTIM2AMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00417\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_LPTIM3AMEN)}}
\DoxyCodeLine{00418\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_LPTIM3\ \ \ \ \ \ \ \ RCC\_D3AMR\_LPTIM3AMEN}}
\DoxyCodeLine{00419\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00420\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_LPTIM3\ \ \ \ \ \ \ \ RCC\_SRDAMR\_LPTIM3AMEN}}
\DoxyCodeLine{00421\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3AMR\_LPTIM3AMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00422\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_LPTIM4AMEN)}}
\DoxyCodeLine{00423\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_LPTIM4\ \ \ \ \ \ \ \ RCC\_D3AMR\_LPTIM4AMEN}}
\DoxyCodeLine{00424\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3AMR\_LPTIM4AMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00425\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_LPTIM5AMEN)}}
\DoxyCodeLine{00426\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_LPTIM5\ \ \ \ \ \ \ \ RCC\_D3AMR\_LPTIM5AMEN}}
\DoxyCodeLine{00427\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3AMR\_LPTIM5AMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00428\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{00429\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_DAC2\ \ \ \ \ \ \ \ \ \ RCC\_SRDAMR\_DAC2AMEN}}
\DoxyCodeLine{00430\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00431\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_COMP12AMEN)}}
\DoxyCodeLine{00432\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_COMP12\ \ \ \ \ \ \ \ RCC\_D3AMR\_COMP12AMEN}}
\DoxyCodeLine{00433\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00434\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_COMP12\ \ \ \ \ \ \ \ RCC\_SRDAMR\_COMP12AMEN}}
\DoxyCodeLine{00435\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3AMR\_COMP12AMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00436\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_VREFAMEN)}}
\DoxyCodeLine{00437\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_VREF\ \ \ \ \ \ \ \ \ \ RCC\_D3AMR\_VREFAMEN}}
\DoxyCodeLine{00438\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00439\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_VREF\ \ \ \ \ \ \ \ \ \ RCC\_SRDAMR\_VREFAMEN}}
\DoxyCodeLine{00440\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3AMR\_VREFAMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00441\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_RTCAMEN)}}
\DoxyCodeLine{00442\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_RTC\ \ \ \ \ \ \ \ \ \ \ RCC\_D3AMR\_RTCAMEN}}
\DoxyCodeLine{00443\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00444\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_RTC\ \ \ \ \ \ \ \ \ \ \ RCC\_SRDAMR\_RTCAMEN}}
\DoxyCodeLine{00445\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3AMR\_RTCAMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00446\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_CRCAMEN)}}
\DoxyCodeLine{00447\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_CRC\ \ \ \ \ \ \ \ \ \ \ RCC\_D3AMR\_CRCAMEN}}
\DoxyCodeLine{00448\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3AMR\_CRCAMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00449\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{00450\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_SAI4\ \ \ \ \ \ \ \ \ \ RCC\_D3AMR\_SAI4AMEN}}
\DoxyCodeLine{00451\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00452\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{00453\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_ADC3\ \ \ \ \ \ \ \ \ \ RCC\_D3AMR\_ADC3AMEN}}
\DoxyCodeLine{00454\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00455\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_DTSAMEN)}}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_DTS\ \ \ \ \ \ \ \ \ \ \ RCC\_SRDAMR\_DTSAMEN}}
\DoxyCodeLine{00457\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_SRDAMR\_DTSAMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00458\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_DTSAMEN)}}
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_DTS\ \ \ \ \ \ \ \ \ \ \ RCC\_D3AMR\_DTSAMEN}}
\DoxyCodeLine{00460\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3AMR\_DTSAMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00461\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{00462\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_DFSDM2\ \ \ \ \ \ \ \ RCC\_SRDAMR\_DFSDM2AMEN}}
\DoxyCodeLine{00463\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM2\_BASE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00464\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_BKPRAMAMEN)}}
\DoxyCodeLine{00465\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_BKPRAM\ \ \ \ \ \ \ \ RCC\_D3AMR\_BKPRAMAMEN}}
\DoxyCodeLine{00466\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00467\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_BKPRAM\ \ \ \ \ \ \ \ RCC\_SRDAMR\_BKPRAMAMEN}}
\DoxyCodeLine{00468\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3AMR\_BKPRAMAMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00469\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_SRAM4AMEN)}}
\DoxyCodeLine{00470\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_SRAM4\ \ \ \ \ \ \ \ \ RCC\_D3AMR\_SRAM4AMEN}}
\DoxyCodeLine{00471\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00472\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_SRDSRAM\ \ \ \ \ \ \ RCC\_SRDAMR\_SRDSRAMAMEN}}
\DoxyCodeLine{00473\ \textcolor{preprocessor}{\#define\ LL\_CLKAM\_PERIPH\_SRAM4\ \ \ \ \ \ \ \ \ LL\_CLKAM\_PERIPH\_SRDSRAM}}
\DoxyCodeLine{00474\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3AMR\_SRAM4AMEN\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00478\ }
\DoxyCodeLine{00479\ \textcolor{preprocessor}{\#if\ defined(RCC\_CKGAENR\_AXICKG)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00483\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_AXI\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CKGAENR\_AXICKG}}
\DoxyCodeLine{00484\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_AHB\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CKGAENR\_AHBCKG}}
\DoxyCodeLine{00485\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_CPU\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CKGAENR\_CPUCKG}}
\DoxyCodeLine{00486\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_SDMMC\ \ \ \ \ \ \ \ \ \ RCC\_CKGAENR\_SDMMCCKG}}
\DoxyCodeLine{00487\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_MDMA\ \ \ \ \ \ \ \ \ \ \ RCC\_CKGAENR\_MDMACKG}}
\DoxyCodeLine{00488\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_DMA2D\ \ \ \ \ \ \ \ \ \ RCC\_CKGAENR\_DMA2DCKG}}
\DoxyCodeLine{00489\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_LTDC\ \ \ \ \ \ \ \ \ \ \ RCC\_CKGAENR\_LTDCCKG}}
\DoxyCodeLine{00490\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_GFXMMUM\ \ \ \ \ \ \ \ RCC\_CKGAENR\_GFXMMUMCKG}}
\DoxyCodeLine{00491\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_AHB12\ \ \ \ \ \ \ \ \ \ RCC\_CKGAENR\_AHB12CKG}}
\DoxyCodeLine{00492\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_AHB34\ \ \ \ \ \ \ \ \ \ RCC\_CKGAENR\_AHB34CKG}}
\DoxyCodeLine{00493\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_FLIFT\ \ \ \ \ \ \ \ \ \ RCC\_CKGAENR\_FLIFTCKG}}
\DoxyCodeLine{00494\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_OCTOSPI2\ \ \ \ \ \ \ RCC\_CKGAENR\_OCTOSPI2CKG}}
\DoxyCodeLine{00495\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_FMC\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CKGAENR\_FMCCKG}}
\DoxyCodeLine{00496\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_OCTOSPI1\ \ \ \ \ \ \ RCC\_CKGAENR\_OCTOSPI1CKG}}
\DoxyCodeLine{00497\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_AXIRAM1\ \ \ \ \ \ \ \ RCC\_CKGAENR\_AXIRAM1CKG}}
\DoxyCodeLine{00498\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_AXIRAM2\ \ \ \ \ \ \ \ RCC\_CKGAENR\_AXIRAM2CKG}}
\DoxyCodeLine{00499\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_AXIRAM3\ \ \ \ \ \ \ \ RCC\_CKGAENR\_AXIRAM3CKG}}
\DoxyCodeLine{00500\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_GFXMMUS\ \ \ \ \ \ \ \ RCC\_CKGAENR\_GFXMMUSCKG}}
\DoxyCodeLine{00501\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_ECCRAM\ \ \ \ \ \ \ \ \ RCC\_CKGAENR\_ECCRAMCKG}}
\DoxyCodeLine{00502\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_EXTI\ \ \ \ \ \ \ \ \ \ \ RCC\_CKGAENR\_EXTICKG}}
\DoxyCodeLine{00503\ \textcolor{preprocessor}{\#define\ LL\_CKGA\_PERIPH\_JTAG\ \ \ \ \ \ \ \ \ \ \ RCC\_CKGAENR\_JTAGCKG}\textcolor{preprocessor}{}}
\DoxyCodeLine{00507\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CKGAENR\_AXICKG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00508\ }
\DoxyCodeLine{00512\ }
\DoxyCodeLine{00513\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00514\ }
\DoxyCodeLine{00515\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00516\ }
\DoxyCodeLine{00520\ }
\DoxyCodeLine{00524\ }
\DoxyCodeLine{00566\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB3\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{00567\ \{}
\DoxyCodeLine{00568\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{00569\ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ Periphs);}
\DoxyCodeLine{00570\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{00571\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ Periphs);}
\DoxyCodeLine{00572\ \ \ (void)tmpreg;}
\DoxyCodeLine{00573\ \}}
\DoxyCodeLine{00574\ }
\DoxyCodeLine{00616\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_AHB3\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{00617\ \{}
\DoxyCodeLine{00618\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>AHB3ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{00619\ \}}
\DoxyCodeLine{00620\ }
\DoxyCodeLine{00662\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB3\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{00663\ \{}
\DoxyCodeLine{00664\ \ \ CLEAR\_BIT(RCC-\/>AHB3ENR,\ Periphs);}
\DoxyCodeLine{00665\ \}}
\DoxyCodeLine{00666\ }
\DoxyCodeLine{00698\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB3\_GRP1\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{00699\ \{}
\DoxyCodeLine{00700\ \ \ SET\_BIT(RCC-\/>AHB3RSTR,\ Periphs);}
\DoxyCodeLine{00701\ \}}
\DoxyCodeLine{00702\ }
\DoxyCodeLine{00734\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB3\_GRP1\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{00735\ \{}
\DoxyCodeLine{00736\ \ \ CLEAR\_BIT(RCC-\/>AHB3RSTR,\ Periphs);}
\DoxyCodeLine{00737\ \}}
\DoxyCodeLine{00738\ }
\DoxyCodeLine{00779\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB3\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{00780\ \{}
\DoxyCodeLine{00781\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{00782\ \ \ SET\_BIT(RCC-\/>AHB3LPENR,\ Periphs);}
\DoxyCodeLine{00783\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{00784\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3LPENR,\ Periphs);}
\DoxyCodeLine{00785\ \ \ (void)tmpreg;}
\DoxyCodeLine{00786\ \}}
\DoxyCodeLine{00787\ }
\DoxyCodeLine{00828\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB3\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{00829\ \{}
\DoxyCodeLine{00830\ \ \ CLEAR\_BIT(RCC-\/>AHB3LPENR,\ Periphs);}
\DoxyCodeLine{00831\ \}}
\DoxyCodeLine{00832\ }
\DoxyCodeLine{00836\ }
\DoxyCodeLine{00840\ }
\DoxyCodeLine{00872\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB1\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{00873\ \{}
\DoxyCodeLine{00874\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{00875\ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ Periphs);}
\DoxyCodeLine{00876\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{00877\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ Periphs);}
\DoxyCodeLine{00878\ \ \ (void)tmpreg;}
\DoxyCodeLine{00879\ \}}
\DoxyCodeLine{00880\ }
\DoxyCodeLine{00912\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_AHB1\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{00913\ \{}
\DoxyCodeLine{00914\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>AHB1ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{00915\ \}}
\DoxyCodeLine{00916\ }
\DoxyCodeLine{00948\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB1\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{00949\ \{}
\DoxyCodeLine{00950\ \ \ CLEAR\_BIT(RCC-\/>AHB1ENR,\ Periphs);}
\DoxyCodeLine{00951\ \}}
\DoxyCodeLine{00952\ }
\DoxyCodeLine{00976\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB1\_GRP1\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{00977\ \{}
\DoxyCodeLine{00978\ \ \ SET\_BIT(RCC-\/>AHB1RSTR,\ Periphs);}
\DoxyCodeLine{00979\ \}}
\DoxyCodeLine{00980\ }
\DoxyCodeLine{01004\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB1\_GRP1\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{01005\ \{}
\DoxyCodeLine{01006\ \ \ CLEAR\_BIT(RCC-\/>AHB1RSTR,\ Periphs);}
\DoxyCodeLine{01007\ \}}
\DoxyCodeLine{01008\ }
\DoxyCodeLine{01040\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB1\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{01041\ \{}
\DoxyCodeLine{01042\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{01043\ \ \ SET\_BIT(RCC-\/>AHB1LPENR,\ Periphs);}
\DoxyCodeLine{01044\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{01045\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1LPENR,\ Periphs);}
\DoxyCodeLine{01046\ \ \ (void)tmpreg;}
\DoxyCodeLine{01047\ \}}
\DoxyCodeLine{01048\ }
\DoxyCodeLine{01080\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB1\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{01081\ \{}
\DoxyCodeLine{01082\ \ \ CLEAR\_BIT(RCC-\/>AHB1LPENR,\ Periphs);}
\DoxyCodeLine{01083\ \}}
\DoxyCodeLine{01084\ }
\DoxyCodeLine{01088\ }
\DoxyCodeLine{01092\ }
\DoxyCodeLine{01124\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB2\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01125\ \{}
\DoxyCodeLine{01126\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{01127\ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ Periphs);}
\DoxyCodeLine{01128\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{01129\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ Periphs);}
\DoxyCodeLine{01130\ \ \ (void)tmpreg;}
\DoxyCodeLine{01131\ \}}
\DoxyCodeLine{01132\ }
\DoxyCodeLine{01164\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_AHB2\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01165\ \{}
\DoxyCodeLine{01166\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>AHB2ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{01167\ \}}
\DoxyCodeLine{01168\ }
\DoxyCodeLine{01200\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB2\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01201\ \{}
\DoxyCodeLine{01202\ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ Periphs);}
\DoxyCodeLine{01203\ \}}
\DoxyCodeLine{01204\ }
\DoxyCodeLine{01230\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB2\_GRP1\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{01231\ \{}
\DoxyCodeLine{01232\ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ Periphs);}
\DoxyCodeLine{01233\ \}}
\DoxyCodeLine{01234\ }
\DoxyCodeLine{01260\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB2\_GRP1\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{01261\ \{}
\DoxyCodeLine{01262\ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ Periphs);}
\DoxyCodeLine{01263\ \}}
\DoxyCodeLine{01264\ }
\DoxyCodeLine{01294\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB2\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{01295\ \{}
\DoxyCodeLine{01296\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{01297\ \ \ SET\_BIT(RCC-\/>AHB2LPENR,\ Periphs);}
\DoxyCodeLine{01298\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{01299\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2LPENR,\ Periphs);}
\DoxyCodeLine{01300\ \ \ (void)tmpreg;}
\DoxyCodeLine{01301\ \}}
\DoxyCodeLine{01302\ }
\DoxyCodeLine{01330\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB2\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{01331\ \{}
\DoxyCodeLine{01332\ \ \ CLEAR\_BIT(RCC-\/>AHB2LPENR,\ Periphs);}
\DoxyCodeLine{01333\ \}}
\DoxyCodeLine{01334\ }
\DoxyCodeLine{01338\ }
\DoxyCodeLine{01342\ }
\DoxyCodeLine{01384\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB4\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01385\ \{}
\DoxyCodeLine{01386\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{01387\ \ \ SET\_BIT(RCC-\/>AHB4ENR,\ Periphs);}
\DoxyCodeLine{01388\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{01389\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB4ENR,\ Periphs);}
\DoxyCodeLine{01390\ \ \ (void)tmpreg;}
\DoxyCodeLine{01391\ \}}
\DoxyCodeLine{01392\ }
\DoxyCodeLine{01434\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_AHB4\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01435\ \{}
\DoxyCodeLine{01436\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>AHB4ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{01437\ \}}
\DoxyCodeLine{01438\ }
\DoxyCodeLine{01480\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB4\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01481\ \{}
\DoxyCodeLine{01482\ \ \ CLEAR\_BIT(RCC-\/>AHB4ENR,\ Periphs);}
\DoxyCodeLine{01483\ \}}
\DoxyCodeLine{01484\ }
\DoxyCodeLine{01522\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB4\_GRP1\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{01523\ \{}
\DoxyCodeLine{01524\ \ \ SET\_BIT(RCC-\/>AHB4RSTR,\ Periphs);}
\DoxyCodeLine{01525\ \}}
\DoxyCodeLine{01526\ }
\DoxyCodeLine{01564\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB4\_GRP1\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{01565\ \{}
\DoxyCodeLine{01566\ \ \ CLEAR\_BIT(RCC-\/>AHB4RSTR,\ Periphs);}
\DoxyCodeLine{01567\ \}}
\DoxyCodeLine{01568\ }
\DoxyCodeLine{01606\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB4\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{01607\ \{}
\DoxyCodeLine{01608\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{01609\ \ \ SET\_BIT(RCC-\/>AHB4LPENR,\ Periphs);}
\DoxyCodeLine{01610\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{01611\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB4LPENR,\ Periphs);}
\DoxyCodeLine{01612\ \ \ (void)tmpreg;}
\DoxyCodeLine{01613\ \}}
\DoxyCodeLine{01614\ }
\DoxyCodeLine{01652\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_AHB4\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{01653\ \{}
\DoxyCodeLine{01654\ \ \ CLEAR\_BIT(RCC-\/>AHB4LPENR,\ Periphs);}
\DoxyCodeLine{01655\ \}}
\DoxyCodeLine{01656\ }
\DoxyCodeLine{01660\ }
\DoxyCodeLine{01664\ }
\DoxyCodeLine{01678\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB3\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01679\ \{}
\DoxyCodeLine{01680\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{01681\ \ \ SET\_BIT(RCC-\/>APB3ENR,\ Periphs);}
\DoxyCodeLine{01682\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{01683\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB3ENR,\ Periphs);}
\DoxyCodeLine{01684\ \ \ (void)tmpreg;}
\DoxyCodeLine{01685\ \}}
\DoxyCodeLine{01686\ }
\DoxyCodeLine{01700\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_APB3\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01701\ \{}
\DoxyCodeLine{01702\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>APB3ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{01703\ \}}
\DoxyCodeLine{01704\ }
\DoxyCodeLine{01718\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB3\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01719\ \{}
\DoxyCodeLine{01720\ \ \ CLEAR\_BIT(RCC-\/>APB3ENR,\ Periphs);}
\DoxyCodeLine{01721\ \}}
\DoxyCodeLine{01722\ }
\DoxyCodeLine{01734\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB3\_GRP1\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{01735\ \{}
\DoxyCodeLine{01736\ \ \ SET\_BIT(RCC-\/>APB3RSTR,\ Periphs);}
\DoxyCodeLine{01737\ \}}
\DoxyCodeLine{01738\ }
\DoxyCodeLine{01750\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB3\_GRP1\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{01751\ \{}
\DoxyCodeLine{01752\ \ \ CLEAR\_BIT(RCC-\/>APB3RSTR,\ Periphs);}
\DoxyCodeLine{01753\ \}}
\DoxyCodeLine{01754\ }
\DoxyCodeLine{01768\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB3\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{01769\ \{}
\DoxyCodeLine{01770\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{01771\ \ \ SET\_BIT(RCC-\/>APB3LPENR,\ Periphs);}
\DoxyCodeLine{01772\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{01773\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB3LPENR,\ Periphs);}
\DoxyCodeLine{01774\ \ \ (void)tmpreg;}
\DoxyCodeLine{01775\ \}}
\DoxyCodeLine{01776\ }
\DoxyCodeLine{01790\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB3\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{01791\ \{}
\DoxyCodeLine{01792\ \ \ CLEAR\_BIT(RCC-\/>APB3LPENR,\ Periphs);}
\DoxyCodeLine{01793\ \}}
\DoxyCodeLine{01794\ }
\DoxyCodeLine{01798\ }
\DoxyCodeLine{01802\ }
\DoxyCodeLine{01862\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01863\ \{}
\DoxyCodeLine{01864\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{01865\ \ \ SET\_BIT(RCC-\/>APB1LENR,\ Periphs);}
\DoxyCodeLine{01866\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{01867\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ Periphs);}
\DoxyCodeLine{01868\ \ \ (void)tmpreg;}
\DoxyCodeLine{01869\ \}}
\DoxyCodeLine{01870\ }
\DoxyCodeLine{01930\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_APB1\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01931\ \{}
\DoxyCodeLine{01932\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>APB1LENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{01933\ \}}
\DoxyCodeLine{01934\ }
\DoxyCodeLine{01994\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{01995\ \{}
\DoxyCodeLine{01996\ \ \ CLEAR\_BIT(RCC-\/>APB1LENR,\ Periphs);}
\DoxyCodeLine{01997\ \}}
\DoxyCodeLine{01998\ }
\DoxyCodeLine{02056\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP1\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{02057\ \{}
\DoxyCodeLine{02058\ \ \ SET\_BIT(RCC-\/>APB1LRSTR,\ Periphs);}
\DoxyCodeLine{02059\ \}}
\DoxyCodeLine{02060\ }
\DoxyCodeLine{02118\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP1\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{02119\ \{}
\DoxyCodeLine{02120\ \ \ CLEAR\_BIT(RCC-\/>APB1LRSTR,\ Periphs);}
\DoxyCodeLine{02121\ \}}
\DoxyCodeLine{02122\ }
\DoxyCodeLine{02182\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{02183\ \{}
\DoxyCodeLine{02184\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{02185\ \ \ SET\_BIT(RCC-\/>APB1LLPENR,\ Periphs);}
\DoxyCodeLine{02186\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{02187\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LLPENR,\ Periphs);}
\DoxyCodeLine{02188\ \ \ (void)tmpreg;}
\DoxyCodeLine{02189\ \}}
\DoxyCodeLine{02190\ }
\DoxyCodeLine{02250\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{02251\ \{}
\DoxyCodeLine{02252\ \ \ CLEAR\_BIT(RCC-\/>APB1LLPENR,\ Periphs);}
\DoxyCodeLine{02253\ \}}
\DoxyCodeLine{02254\ }
\DoxyCodeLine{02274\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP2\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{02275\ \{}
\DoxyCodeLine{02276\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{02277\ \ \ SET\_BIT(RCC-\/>APB1HENR,\ Periphs);}
\DoxyCodeLine{02278\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{02279\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1HENR,\ Periphs);}
\DoxyCodeLine{02280\ \ \ (void)tmpreg;}
\DoxyCodeLine{02281\ \}}
\DoxyCodeLine{02282\ }
\DoxyCodeLine{02302\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_APB1\_GRP2\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{02303\ \{}
\DoxyCodeLine{02304\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>APB1HENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{02305\ \}}
\DoxyCodeLine{02306\ }
\DoxyCodeLine{02326\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP2\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{02327\ \{}
\DoxyCodeLine{02328\ \ \ CLEAR\_BIT(RCC-\/>APB1HENR,\ Periphs);}
\DoxyCodeLine{02329\ \}}
\DoxyCodeLine{02330\ }
\DoxyCodeLine{02350\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP2\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{02351\ \{}
\DoxyCodeLine{02352\ \ \ SET\_BIT(RCC-\/>APB1HRSTR,\ Periphs);}
\DoxyCodeLine{02353\ \}}
\DoxyCodeLine{02354\ }
\DoxyCodeLine{02374\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP2\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{02375\ \{}
\DoxyCodeLine{02376\ \ \ CLEAR\_BIT(RCC-\/>APB1HRSTR,\ Periphs);}
\DoxyCodeLine{02377\ \}}
\DoxyCodeLine{02378\ }
\DoxyCodeLine{02398\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP2\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{02399\ \{}
\DoxyCodeLine{02400\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{02401\ \ \ SET\_BIT(RCC-\/>APB1HLPENR,\ Periphs);}
\DoxyCodeLine{02402\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{02403\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1HLPENR,\ Periphs);}
\DoxyCodeLine{02404\ \ \ (void)tmpreg;}
\DoxyCodeLine{02405\ \}}
\DoxyCodeLine{02406\ }
\DoxyCodeLine{02426\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP2\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{02427\ \{}
\DoxyCodeLine{02428\ \ \ CLEAR\_BIT(RCC-\/>APB1HLPENR,\ Periphs);}
\DoxyCodeLine{02429\ \}}
\DoxyCodeLine{02430\ }
\DoxyCodeLine{02434\ }
\DoxyCodeLine{02438\ }
\DoxyCodeLine{02480\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB2\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{02481\ \{}
\DoxyCodeLine{02482\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{02483\ \ \ SET\_BIT(RCC-\/>APB2ENR,\ Periphs);}
\DoxyCodeLine{02484\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{02485\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ Periphs);}
\DoxyCodeLine{02486\ \ \ (void)tmpreg;}
\DoxyCodeLine{02487\ \}}
\DoxyCodeLine{02488\ }
\DoxyCodeLine{02530\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_APB2\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{02531\ \{}
\DoxyCodeLine{02532\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>APB2ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{02533\ \}}
\DoxyCodeLine{02534\ }
\DoxyCodeLine{02576\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB2\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{02577\ \{}
\DoxyCodeLine{02578\ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ Periphs);}
\DoxyCodeLine{02579\ \}}
\DoxyCodeLine{02580\ }
\DoxyCodeLine{02622\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB2\_GRP1\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{02623\ \{}
\DoxyCodeLine{02624\ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ Periphs);}
\DoxyCodeLine{02625\ \}}
\DoxyCodeLine{02626\ }
\DoxyCodeLine{02668\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB2\_GRP1\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{02669\ \{}
\DoxyCodeLine{02670\ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ Periphs);}
\DoxyCodeLine{02671\ \}}
\DoxyCodeLine{02672\ }
\DoxyCodeLine{02714\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB2\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{02715\ \{}
\DoxyCodeLine{02716\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{02717\ \ \ SET\_BIT(RCC-\/>APB2LPENR,\ Periphs);}
\DoxyCodeLine{02718\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{02719\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2LPENR,\ Periphs);}
\DoxyCodeLine{02720\ \ \ (void)tmpreg;}
\DoxyCodeLine{02721\ \}}
\DoxyCodeLine{02722\ }
\DoxyCodeLine{02764\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB2\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{02765\ \{}
\DoxyCodeLine{02766\ \ \ CLEAR\_BIT(RCC-\/>APB2LPENR,\ Periphs);}
\DoxyCodeLine{02767\ \}}
\DoxyCodeLine{02768\ }
\DoxyCodeLine{02772\ }
\DoxyCodeLine{02776\ }
\DoxyCodeLine{02814\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB4\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{02815\ \{}
\DoxyCodeLine{02816\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{02817\ \ \ SET\_BIT(RCC-\/>APB4ENR,\ Periphs);}
\DoxyCodeLine{02818\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{02819\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB4ENR,\ Periphs);}
\DoxyCodeLine{02820\ \ \ (void)tmpreg;}
\DoxyCodeLine{02821\ \}}
\DoxyCodeLine{02822\ }
\DoxyCodeLine{02860\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_APB4\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{02861\ \{}
\DoxyCodeLine{02862\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>APB4ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{02863\ \}}
\DoxyCodeLine{02864\ }
\DoxyCodeLine{02902\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB4\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{02903\ \{}
\DoxyCodeLine{02904\ \ \ CLEAR\_BIT(RCC-\/>APB4ENR,\ Periphs);}
\DoxyCodeLine{02905\ \}}
\DoxyCodeLine{02906\ }
\DoxyCodeLine{02942\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB4\_GRP1\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{02943\ \{}
\DoxyCodeLine{02944\ \ \ SET\_BIT(RCC-\/>APB4RSTR,\ Periphs);}
\DoxyCodeLine{02945\ \}}
\DoxyCodeLine{02946\ }
\DoxyCodeLine{02982\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB4\_GRP1\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{02983\ \{}
\DoxyCodeLine{02984\ \ \ CLEAR\_BIT(RCC-\/>APB4RSTR,\ Periphs);}
\DoxyCodeLine{02985\ \}}
\DoxyCodeLine{02986\ }
\DoxyCodeLine{03024\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB4\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{03025\ \{}
\DoxyCodeLine{03026\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{03027\ \ \ SET\_BIT(RCC-\/>APB4LPENR,\ Periphs);}
\DoxyCodeLine{03028\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{03029\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB4LPENR,\ Periphs);}
\DoxyCodeLine{03030\ \ \ (void)tmpreg;}
\DoxyCodeLine{03031\ \}}
\DoxyCodeLine{03032\ }
\DoxyCodeLine{03070\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_APB4\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{03071\ \{}
\DoxyCodeLine{03072\ \ \ CLEAR\_BIT(RCC-\/>APB4LPENR,\ Periphs);}
\DoxyCodeLine{03073\ \}}
\DoxyCodeLine{03074\ }
\DoxyCodeLine{03078\ }
\DoxyCodeLine{03082\ }
\DoxyCodeLine{03129\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_CLKAM\_Enable(uint32\_t\ Periphs)}
\DoxyCodeLine{03130\ \{}
\DoxyCodeLine{03131\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{03132\ }
\DoxyCodeLine{03133\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_BDMAAMEN)}}
\DoxyCodeLine{03134\ \ \ SET\_BIT(RCC-\/>D3AMR,\ Periphs);}
\DoxyCodeLine{03135\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{03136\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>D3AMR,\ Periphs);}
\DoxyCodeLine{03137\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03138\ \ \ SET\_BIT(RCC-\/>SRDAMR,\ Periphs);}
\DoxyCodeLine{03139\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{03140\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>SRDAMR,\ Periphs);}
\DoxyCodeLine{03141\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3AMR\_BDMAAMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03142\ \ \ (void)tmpreg;}
\DoxyCodeLine{03143\ \}}
\DoxyCodeLine{03144\ }
\DoxyCodeLine{03191\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_CLKAM\_Disable(uint32\_t\ Periphs)}
\DoxyCodeLine{03192\ \{}
\DoxyCodeLine{03193\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_BDMAAMEN)}}
\DoxyCodeLine{03194\ \ \ CLEAR\_BIT(RCC-\/>D3AMR,\ Periphs);}
\DoxyCodeLine{03195\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03196\ \ \ CLEAR\_BIT(RCC-\/>SRDAMR,\ Periphs);}
\DoxyCodeLine{03197\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3AMR\_BDMAAMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03198\ \}}
\DoxyCodeLine{03199\ }
\DoxyCodeLine{03203\ }
\DoxyCodeLine{03207\ }
\DoxyCodeLine{03208\ \textcolor{preprocessor}{\#if\ defined(RCC\_CKGAENR\_AXICKG)}}
\DoxyCodeLine{03209\ }
\DoxyCodeLine{03210\ }
\DoxyCodeLine{03258\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_CKGA\_Enable(uint32\_t\ Periphs)}
\DoxyCodeLine{03259\ \{}
\DoxyCodeLine{03260\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{03261\ \ \ SET\_BIT(RCC-\/>CKGAENR,\ Periphs);}
\DoxyCodeLine{03262\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{03263\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>CKGAENR,\ Periphs);}
\DoxyCodeLine{03264\ \ \ (void)tmpreg;}
\DoxyCodeLine{03265\ \}}
\DoxyCodeLine{03266\ }
\DoxyCodeLine{03267\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CKGAENR\_AXICKG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03268\ }
\DoxyCodeLine{03269\ \textcolor{preprocessor}{\#if\ defined(RCC\_CKGAENR\_AXICKG)}}
\DoxyCodeLine{03270\ }
\DoxyCodeLine{03318\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_CKGA\_Disable(uint32\_t\ Periphs)}
\DoxyCodeLine{03319\ \{}
\DoxyCodeLine{03320\ \ \ CLEAR\_BIT(RCC-\/>CKGAENR,\ Periphs);}
\DoxyCodeLine{03321\ \}}
\DoxyCodeLine{03322\ }
\DoxyCodeLine{03323\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CKGAENR\_AXICKG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03324\ }
\DoxyCodeLine{03328\ }
\DoxyCodeLine{03329\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03333\ }
\DoxyCodeLine{03365\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_AHB3\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{03366\ \{}
\DoxyCodeLine{03367\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{03368\ \ \ SET\_BIT(RCC\_C1-\/>AHB3ENR,\ Periphs);}
\DoxyCodeLine{03369\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{03370\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB3ENR,\ Periphs);}
\DoxyCodeLine{03371\ \ \ (void)tmpreg;}
\DoxyCodeLine{03372\ \}}
\DoxyCodeLine{03373\ }
\DoxyCodeLine{03405\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_C1\_AHB3\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{03406\ \{}
\DoxyCodeLine{03407\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC\_C1-\/>AHB3ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{03408\ \}}
\DoxyCodeLine{03409\ }
\DoxyCodeLine{03441\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_AHB3\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{03442\ \{}
\DoxyCodeLine{03443\ \ \ CLEAR\_BIT(RCC\_C1-\/>AHB3ENR,\ Periphs);}
\DoxyCodeLine{03444\ \}}
\DoxyCodeLine{03445\ }
\DoxyCodeLine{03486\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_AHB3\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{03487\ \{}
\DoxyCodeLine{03488\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{03489\ \ \ SET\_BIT(RCC\_C1-\/>AHB3LPENR,\ Periphs);}
\DoxyCodeLine{03490\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{03491\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB3LPENR,\ Periphs);}
\DoxyCodeLine{03492\ \ \ (void)tmpreg;}
\DoxyCodeLine{03493\ \}}
\DoxyCodeLine{03494\ }
\DoxyCodeLine{03535\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_AHB3\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{03536\ \{}
\DoxyCodeLine{03537\ \ \ CLEAR\_BIT(RCC\_C1-\/>AHB3LPENR,\ Periphs);}
\DoxyCodeLine{03538\ \}}
\DoxyCodeLine{03539\ }
\DoxyCodeLine{03543\ }
\DoxyCodeLine{03547\ }
\DoxyCodeLine{03579\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_AHB1\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{03580\ \{}
\DoxyCodeLine{03581\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{03582\ \ \ SET\_BIT(RCC\_C1-\/>AHB1ENR,\ Periphs);}
\DoxyCodeLine{03583\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{03584\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB1ENR,\ Periphs);}
\DoxyCodeLine{03585\ \ \ (void)tmpreg;}
\DoxyCodeLine{03586\ \}}
\DoxyCodeLine{03587\ }
\DoxyCodeLine{03619\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_C1\_AHB1\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{03620\ \{}
\DoxyCodeLine{03621\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC\_C1-\/>AHB1ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{03622\ \}}
\DoxyCodeLine{03623\ }
\DoxyCodeLine{03655\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_AHB1\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{03656\ \{}
\DoxyCodeLine{03657\ \ \ CLEAR\_BIT(RCC\_C1-\/>AHB1ENR,\ Periphs);}
\DoxyCodeLine{03658\ \}}
\DoxyCodeLine{03659\ }
\DoxyCodeLine{03691\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_AHB1\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{03692\ \{}
\DoxyCodeLine{03693\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{03694\ \ \ SET\_BIT(RCC\_C1-\/>AHB1LPENR,\ Periphs);}
\DoxyCodeLine{03695\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{03696\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB1LPENR,\ Periphs);}
\DoxyCodeLine{03697\ \ \ (void)tmpreg;}
\DoxyCodeLine{03698\ \}}
\DoxyCodeLine{03699\ }
\DoxyCodeLine{03731\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_AHB1\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{03732\ \{}
\DoxyCodeLine{03733\ \ \ CLEAR\_BIT(RCC\_C1-\/>AHB1LPENR,\ Periphs);}
\DoxyCodeLine{03734\ \}}
\DoxyCodeLine{03735\ }
\DoxyCodeLine{03739\ }
\DoxyCodeLine{03743\ }
\DoxyCodeLine{03771\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_AHB2\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{03772\ \{}
\DoxyCodeLine{03773\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{03774\ \ \ SET\_BIT(RCC\_C1-\/>AHB2ENR,\ Periphs);}
\DoxyCodeLine{03775\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{03776\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB2ENR,\ Periphs);}
\DoxyCodeLine{03777\ \ \ (void)tmpreg;}
\DoxyCodeLine{03778\ \}}
\DoxyCodeLine{03779\ }
\DoxyCodeLine{03807\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_C1\_AHB2\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{03808\ \{}
\DoxyCodeLine{03809\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC\_C1-\/>AHB2ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{03810\ \}}
\DoxyCodeLine{03811\ }
\DoxyCodeLine{03839\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_AHB2\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{03840\ \{}
\DoxyCodeLine{03841\ \ \ CLEAR\_BIT(RCC\_C1-\/>AHB2ENR,\ Periphs);}
\DoxyCodeLine{03842\ \}}
\DoxyCodeLine{03843\ }
\DoxyCodeLine{03869\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_AHB2\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{03870\ \{}
\DoxyCodeLine{03871\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{03872\ \ \ SET\_BIT(RCC\_C1-\/>AHB2LPENR,\ Periphs);}
\DoxyCodeLine{03873\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{03874\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB2LPENR,\ Periphs);}
\DoxyCodeLine{03875\ \ \ (void)tmpreg;}
\DoxyCodeLine{03876\ \}}
\DoxyCodeLine{03877\ }
\DoxyCodeLine{03903\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_AHB2\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{03904\ \{}
\DoxyCodeLine{03905\ \ \ CLEAR\_BIT(RCC\_C1-\/>AHB2LPENR,\ Periphs);}
\DoxyCodeLine{03906\ \}}
\DoxyCodeLine{03907\ }
\DoxyCodeLine{03911\ }
\DoxyCodeLine{03915\ }
\DoxyCodeLine{03957\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_AHB4\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{03958\ \{}
\DoxyCodeLine{03959\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{03960\ \ \ SET\_BIT(RCC\_C1-\/>AHB4ENR,\ Periphs);}
\DoxyCodeLine{03961\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{03962\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB4ENR,\ Periphs);}
\DoxyCodeLine{03963\ \ \ (void)tmpreg;}
\DoxyCodeLine{03964\ \}}
\DoxyCodeLine{03965\ }
\DoxyCodeLine{04007\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_C1\_AHB4\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{04008\ \{}
\DoxyCodeLine{04009\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC\_C1-\/>AHB4ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{04010\ \}}
\DoxyCodeLine{04011\ }
\DoxyCodeLine{04053\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_AHB4\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{04054\ \{}
\DoxyCodeLine{04055\ \ \ CLEAR\_BIT(RCC\_C1-\/>AHB4ENR,\ Periphs);}
\DoxyCodeLine{04056\ \}}
\DoxyCodeLine{04057\ }
\DoxyCodeLine{04095\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_AHB4\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{04096\ \{}
\DoxyCodeLine{04097\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{04098\ \ \ SET\_BIT(RCC\_C1-\/>AHB4LPENR,\ Periphs);}
\DoxyCodeLine{04099\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{04100\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB4LPENR,\ Periphs);}
\DoxyCodeLine{04101\ \ \ (void)tmpreg;}
\DoxyCodeLine{04102\ \}}
\DoxyCodeLine{04103\ }
\DoxyCodeLine{04141\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_AHB4\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{04142\ \{}
\DoxyCodeLine{04143\ \ \ CLEAR\_BIT(RCC\_C1-\/>AHB4LPENR,\ Periphs);}
\DoxyCodeLine{04144\ \}}
\DoxyCodeLine{04145\ }
\DoxyCodeLine{04149\ }
\DoxyCodeLine{04153\ }
\DoxyCodeLine{04167\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_APB3\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{04168\ \{}
\DoxyCodeLine{04169\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{04170\ \ \ SET\_BIT(RCC\_C1-\/>APB3ENR,\ Periphs);}
\DoxyCodeLine{04171\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{04172\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB3ENR,\ Periphs);}
\DoxyCodeLine{04173\ \ \ (void)tmpreg;}
\DoxyCodeLine{04174\ \}}
\DoxyCodeLine{04175\ }
\DoxyCodeLine{04189\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_C1\_APB3\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{04190\ \{}
\DoxyCodeLine{04191\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC\_C1-\/>APB3ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{04192\ \}}
\DoxyCodeLine{04193\ }
\DoxyCodeLine{04208\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_APB3\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{04209\ \{}
\DoxyCodeLine{04210\ \ \ CLEAR\_BIT(RCC\_C1-\/>APB3ENR,\ Periphs);}
\DoxyCodeLine{04211\ \}}
\DoxyCodeLine{04212\ }
\DoxyCodeLine{04226\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_APB3\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{04227\ \{}
\DoxyCodeLine{04228\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{04229\ \ \ SET\_BIT(RCC\_C1-\/>APB3LPENR,\ Periphs);}
\DoxyCodeLine{04230\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{04231\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB3LPENR,\ Periphs);}
\DoxyCodeLine{04232\ \ \ (void)tmpreg;}
\DoxyCodeLine{04233\ \}}
\DoxyCodeLine{04234\ }
\DoxyCodeLine{04248\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_APB3\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{04249\ \{}
\DoxyCodeLine{04250\ \ \ CLEAR\_BIT(RCC\_C1-\/>APB3LPENR,\ Periphs);}
\DoxyCodeLine{04251\ \}}
\DoxyCodeLine{04252\ }
\DoxyCodeLine{04256\ }
\DoxyCodeLine{04260\ }
\DoxyCodeLine{04318\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_APB1\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{04319\ \{}
\DoxyCodeLine{04320\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{04321\ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ Periphs);}
\DoxyCodeLine{04322\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{04323\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ Periphs);}
\DoxyCodeLine{04324\ \ \ (void)tmpreg;}
\DoxyCodeLine{04325\ \}}
\DoxyCodeLine{04326\ }
\DoxyCodeLine{04384\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_C1\_APB1\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{04385\ \{}
\DoxyCodeLine{04386\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC\_C1-\/>APB1LENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{04387\ \}}
\DoxyCodeLine{04388\ }
\DoxyCodeLine{04446\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_APB1\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{04447\ \{}
\DoxyCodeLine{04448\ \ \ CLEAR\_BIT(RCC\_C1-\/>APB1LENR,\ Periphs);}
\DoxyCodeLine{04449\ \}}
\DoxyCodeLine{04450\ }
\DoxyCodeLine{04508\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_APB1\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{04509\ \{}
\DoxyCodeLine{04510\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{04511\ \ \ SET\_BIT(RCC\_C1-\/>APB1LLPENR,\ Periphs);}
\DoxyCodeLine{04512\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{04513\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LLPENR,\ Periphs);}
\DoxyCodeLine{04514\ \ \ (void)tmpreg;}
\DoxyCodeLine{04515\ \}}
\DoxyCodeLine{04516\ }
\DoxyCodeLine{04574\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_APB1\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{04575\ \{}
\DoxyCodeLine{04576\ \ \ CLEAR\_BIT(RCC\_C1-\/>APB1LLPENR,\ Periphs);}
\DoxyCodeLine{04577\ \}}
\DoxyCodeLine{04578\ }
\DoxyCodeLine{04598\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_APB1\_GRP2\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{04599\ \{}
\DoxyCodeLine{04600\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{04601\ \ \ SET\_BIT(RCC\_C1-\/>APB1HENR,\ Periphs);}
\DoxyCodeLine{04602\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{04603\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1HENR,\ Periphs);}
\DoxyCodeLine{04604\ \ \ (void)tmpreg;}
\DoxyCodeLine{04605\ \}}
\DoxyCodeLine{04606\ }
\DoxyCodeLine{04626\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_C1\_APB1\_GRP2\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{04627\ \{}
\DoxyCodeLine{04628\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC\_C1-\/>APB1HENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{04629\ \}}
\DoxyCodeLine{04630\ }
\DoxyCodeLine{04650\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_APB1\_GRP2\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{04651\ \{}
\DoxyCodeLine{04652\ \ \ CLEAR\_BIT(RCC\_C1-\/>APB1HENR,\ Periphs);}
\DoxyCodeLine{04653\ \}}
\DoxyCodeLine{04654\ }
\DoxyCodeLine{04674\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_APB1\_GRP2\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{04675\ \{}
\DoxyCodeLine{04676\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{04677\ \ \ SET\_BIT(RCC\_C1-\/>APB1HLPENR,\ Periphs);}
\DoxyCodeLine{04678\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{04679\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1HLPENR,\ Periphs);}
\DoxyCodeLine{04680\ \ \ (void)tmpreg;}
\DoxyCodeLine{04681\ \}}
\DoxyCodeLine{04682\ }
\DoxyCodeLine{04702\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_APB1\_GRP2\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{04703\ \{}
\DoxyCodeLine{04704\ \ \ CLEAR\_BIT(RCC\_C1-\/>APB1HLPENR,\ Periphs);}
\DoxyCodeLine{04705\ \}}
\DoxyCodeLine{04706\ }
\DoxyCodeLine{04710\ }
\DoxyCodeLine{04714\ }
\DoxyCodeLine{04756\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_APB2\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{04757\ \{}
\DoxyCodeLine{04758\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{04759\ \ \ SET\_BIT(RCC\_C1-\/>APB2ENR,\ Periphs);}
\DoxyCodeLine{04760\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{04761\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB2ENR,\ Periphs);}
\DoxyCodeLine{04762\ \ \ (void)tmpreg;}
\DoxyCodeLine{04763\ \}}
\DoxyCodeLine{04764\ }
\DoxyCodeLine{04806\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_C1\_APB2\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{04807\ \{}
\DoxyCodeLine{04808\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC\_C1-\/>APB2ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{04809\ \}}
\DoxyCodeLine{04810\ }
\DoxyCodeLine{04852\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_APB2\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{04853\ \{}
\DoxyCodeLine{04854\ \ \ CLEAR\_BIT(RCC\_C1-\/>APB2ENR,\ Periphs);}
\DoxyCodeLine{04855\ \}}
\DoxyCodeLine{04856\ }
\DoxyCodeLine{04898\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_APB2\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{04899\ \{}
\DoxyCodeLine{04900\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{04901\ \ \ SET\_BIT(RCC\_C1-\/>APB2LPENR,\ Periphs);}
\DoxyCodeLine{04902\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{04903\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB2LPENR,\ Periphs);}
\DoxyCodeLine{04904\ \ \ (void)tmpreg;}
\DoxyCodeLine{04905\ \}}
\DoxyCodeLine{04906\ }
\DoxyCodeLine{04948\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_APB2\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{04949\ \{}
\DoxyCodeLine{04950\ \ \ CLEAR\_BIT(RCC\_C1-\/>APB2LPENR,\ Periphs);}
\DoxyCodeLine{04951\ \}}
\DoxyCodeLine{04952\ }
\DoxyCodeLine{04956\ }
\DoxyCodeLine{04960\ }
\DoxyCodeLine{04997\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_APB4\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{04998\ \{}
\DoxyCodeLine{04999\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{05000\ \ \ SET\_BIT(RCC\_C1-\/>APB4ENR,\ Periphs);}
\DoxyCodeLine{05001\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{05002\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB4ENR,\ Periphs);}
\DoxyCodeLine{05003\ \ \ (void)tmpreg;}
\DoxyCodeLine{05004\ \}}
\DoxyCodeLine{05005\ }
\DoxyCodeLine{05040\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_C1\_APB4\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{05041\ \{}
\DoxyCodeLine{05042\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC\_C1-\/>APB4ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{05043\ \}}
\DoxyCodeLine{05044\ }
\DoxyCodeLine{05080\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_APB4\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{05081\ \{}
\DoxyCodeLine{05082\ \ \ CLEAR\_BIT(RCC\_C1-\/>APB4ENR,\ Periphs);}
\DoxyCodeLine{05083\ \}}
\DoxyCodeLine{05084\ }
\DoxyCodeLine{05120\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_APB4\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{05121\ \{}
\DoxyCodeLine{05122\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{05123\ \ \ SET\_BIT(RCC\_C1-\/>APB4LPENR,\ Periphs);}
\DoxyCodeLine{05124\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{05125\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB4LPENR,\ Periphs);}
\DoxyCodeLine{05126\ \ \ (void)tmpreg;}
\DoxyCodeLine{05127\ \}}
\DoxyCodeLine{05128\ }
\DoxyCodeLine{05164\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C1\_APB4\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{05165\ \{}
\DoxyCodeLine{05166\ \ \ CLEAR\_BIT(RCC\_C1-\/>APB4LPENR,\ Periphs);}
\DoxyCodeLine{05167\ \}}
\DoxyCodeLine{05168\ }
\DoxyCodeLine{05172\ }
\DoxyCodeLine{05176\ }
\DoxyCodeLine{05204\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB3\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{05205\ \{}
\DoxyCodeLine{05206\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{05207\ \ \ SET\_BIT(RCC\_C2-\/>AHB3ENR,\ Periphs);}
\DoxyCodeLine{05208\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{05209\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB3ENR,\ Periphs);}
\DoxyCodeLine{05210\ \ \ (void)tmpreg;}
\DoxyCodeLine{05211\ \}}
\DoxyCodeLine{05212\ }
\DoxyCodeLine{05240\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_C2\_AHB3\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{05241\ \{}
\DoxyCodeLine{05242\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC\_C2-\/>AHB3ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{05243\ \}}
\DoxyCodeLine{05244\ }
\DoxyCodeLine{05272\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB3\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{05273\ \{}
\DoxyCodeLine{05274\ \ \ CLEAR\_BIT(RCC\_C2-\/>AHB3ENR,\ Periphs);}
\DoxyCodeLine{05275\ \}}
\DoxyCodeLine{05276\ }
\DoxyCodeLine{05303\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB3\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{05304\ \{}
\DoxyCodeLine{05305\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{05306\ \ \ SET\_BIT(RCC\_C2-\/>AHB3LPENR,\ Periphs);}
\DoxyCodeLine{05307\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{05308\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB3LPENR,\ Periphs);}
\DoxyCodeLine{05309\ \ \ (void)tmpreg;}
\DoxyCodeLine{05310\ \}}
\DoxyCodeLine{05311\ }
\DoxyCodeLine{05338\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB3\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{05339\ \{}
\DoxyCodeLine{05340\ \ \ CLEAR\_BIT(RCC\_C2-\/>AHB3LPENR,\ Periphs);}
\DoxyCodeLine{05341\ \}}
\DoxyCodeLine{05342\ }
\DoxyCodeLine{05346\ }
\DoxyCodeLine{05350\ }
\DoxyCodeLine{05380\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB1\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{05381\ \{}
\DoxyCodeLine{05382\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{05383\ \ \ SET\_BIT(RCC\_C2-\/>AHB1ENR,\ Periphs);}
\DoxyCodeLine{05384\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{05385\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB1ENR,\ Periphs);}
\DoxyCodeLine{05386\ \ \ (void)tmpreg;}
\DoxyCodeLine{05387\ \}}
\DoxyCodeLine{05388\ }
\DoxyCodeLine{05418\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_C2\_AHB1\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{05419\ \{}
\DoxyCodeLine{05420\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC\_C2-\/>AHB1ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{05421\ \}}
\DoxyCodeLine{05422\ }
\DoxyCodeLine{05452\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB1\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{05453\ \{}
\DoxyCodeLine{05454\ \ \ CLEAR\_BIT(RCC\_C2-\/>AHB1ENR,\ Periphs);}
\DoxyCodeLine{05455\ \}}
\DoxyCodeLine{05456\ }
\DoxyCodeLine{05486\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB1\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{05487\ \{}
\DoxyCodeLine{05488\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{05489\ \ \ SET\_BIT(RCC\_C2-\/>AHB1LPENR,\ Periphs);}
\DoxyCodeLine{05490\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{05491\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB1LPENR,\ Periphs);}
\DoxyCodeLine{05492\ \ \ (void)tmpreg;}
\DoxyCodeLine{05493\ \}}
\DoxyCodeLine{05494\ }
\DoxyCodeLine{05524\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB1\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{05525\ \{}
\DoxyCodeLine{05526\ \ \ CLEAR\_BIT(RCC\_C2-\/>AHB1LPENR,\ Periphs);}
\DoxyCodeLine{05527\ \}}
\DoxyCodeLine{05528\ }
\DoxyCodeLine{05532\ }
\DoxyCodeLine{05536\ }
\DoxyCodeLine{05554\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB2\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{05555\ \{}
\DoxyCodeLine{05556\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{05557\ \ \ SET\_BIT(RCC\_C2-\/>AHB2ENR,\ Periphs);}
\DoxyCodeLine{05558\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{05559\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB2ENR,\ Periphs);}
\DoxyCodeLine{05560\ \ \ (void)tmpreg;}
\DoxyCodeLine{05561\ \}}
\DoxyCodeLine{05562\ }
\DoxyCodeLine{05580\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_C2\_AHB2\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{05581\ \{}
\DoxyCodeLine{05582\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC\_C2-\/>AHB2ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{05583\ \}}
\DoxyCodeLine{05584\ }
\DoxyCodeLine{05602\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB2\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{05603\ \{}
\DoxyCodeLine{05604\ \ \ CLEAR\_BIT(RCC\_C2-\/>AHB2ENR,\ Periphs);}
\DoxyCodeLine{05605\ \}}
\DoxyCodeLine{05606\ }
\DoxyCodeLine{05630\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB2\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{05631\ \{}
\DoxyCodeLine{05632\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{05633\ \ \ SET\_BIT(RCC\_C2-\/>AHB2LPENR,\ Periphs);}
\DoxyCodeLine{05634\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{05635\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB2LPENR,\ Periphs);}
\DoxyCodeLine{05636\ \ \ (void)tmpreg;}
\DoxyCodeLine{05637\ \}}
\DoxyCodeLine{05638\ }
\DoxyCodeLine{05662\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB2\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{05663\ \{}
\DoxyCodeLine{05664\ \ \ CLEAR\_BIT(RCC\_C2-\/>AHB2LPENR,\ Periphs);}
\DoxyCodeLine{05665\ \}}
\DoxyCodeLine{05666\ }
\DoxyCodeLine{05670\ }
\DoxyCodeLine{05674\ }
\DoxyCodeLine{05716\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB4\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{05717\ \{}
\DoxyCodeLine{05718\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{05719\ \ \ SET\_BIT(RCC\_C2-\/>AHB4ENR,\ Periphs);}
\DoxyCodeLine{05720\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{05721\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB4ENR,\ Periphs);}
\DoxyCodeLine{05722\ \ \ (void)tmpreg;}
\DoxyCodeLine{05723\ \}}
\DoxyCodeLine{05724\ }
\DoxyCodeLine{05766\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_C2\_AHB4\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{05767\ \{}
\DoxyCodeLine{05768\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC\_C2-\/>AHB4ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{05769\ \}}
\DoxyCodeLine{05770\ }
\DoxyCodeLine{05812\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB4\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{05813\ \{}
\DoxyCodeLine{05814\ \ \ CLEAR\_BIT(RCC\_C2-\/>AHB4ENR,\ Periphs);}
\DoxyCodeLine{05815\ \}}
\DoxyCodeLine{05816\ }
\DoxyCodeLine{05854\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB4\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{05855\ \{}
\DoxyCodeLine{05856\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{05857\ \ \ SET\_BIT(RCC\_C2-\/>AHB4LPENR,\ Periphs);}
\DoxyCodeLine{05858\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{05859\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB4LPENR,\ Periphs);}
\DoxyCodeLine{05860\ \ \ (void)tmpreg;}
\DoxyCodeLine{05861\ \}}
\DoxyCodeLine{05862\ }
\DoxyCodeLine{05900\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB4\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{05901\ \{}
\DoxyCodeLine{05902\ \ \ CLEAR\_BIT(RCC\_C2-\/>AHB4LPENR,\ Periphs);}
\DoxyCodeLine{05903\ \}}
\DoxyCodeLine{05904\ }
\DoxyCodeLine{05908\ }
\DoxyCodeLine{05912\ }
\DoxyCodeLine{05926\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_APB3\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{05927\ \{}
\DoxyCodeLine{05928\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{05929\ \ \ SET\_BIT(RCC\_C2-\/>APB3ENR,\ Periphs);}
\DoxyCodeLine{05930\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{05931\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB3ENR,\ Periphs);}
\DoxyCodeLine{05932\ \ \ (void)tmpreg;}
\DoxyCodeLine{05933\ \}}
\DoxyCodeLine{05934\ }
\DoxyCodeLine{05948\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_C2\_APB3\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{05949\ \{}
\DoxyCodeLine{05950\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC\_C2-\/>APB3ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{05951\ \}}
\DoxyCodeLine{05952\ }
\DoxyCodeLine{05966\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_APB3\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{05967\ \{}
\DoxyCodeLine{05968\ \ \ CLEAR\_BIT(RCC\_C2-\/>APB3ENR,\ Periphs);}
\DoxyCodeLine{05969\ \}}
\DoxyCodeLine{05970\ }
\DoxyCodeLine{05984\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_APB3\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{05985\ \{}
\DoxyCodeLine{05986\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{05987\ \ \ SET\_BIT(RCC\_C2-\/>APB3LPENR,\ Periphs);}
\DoxyCodeLine{05988\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{05989\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB3LPENR,\ Periphs);}
\DoxyCodeLine{05990\ \ \ (void)tmpreg;}
\DoxyCodeLine{05991\ \}}
\DoxyCodeLine{05992\ }
\DoxyCodeLine{06006\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_APB3\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{06007\ \{}
\DoxyCodeLine{06008\ \ \ CLEAR\_BIT(RCC\_C2-\/>APB3LPENR,\ Periphs);}
\DoxyCodeLine{06009\ \}}
\DoxyCodeLine{06010\ }
\DoxyCodeLine{06014\ }
\DoxyCodeLine{06018\ }
\DoxyCodeLine{06076\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_APB1\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{06077\ \{}
\DoxyCodeLine{06078\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{06079\ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ Periphs);}
\DoxyCodeLine{06080\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{06081\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ Periphs);}
\DoxyCodeLine{06082\ \ \ (void)tmpreg;}
\DoxyCodeLine{06083\ \}}
\DoxyCodeLine{06084\ }
\DoxyCodeLine{06142\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_C2\_APB1\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{06143\ \{}
\DoxyCodeLine{06144\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC\_C2-\/>APB1LENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{06145\ \}}
\DoxyCodeLine{06146\ }
\DoxyCodeLine{06204\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_APB1\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{06205\ \{}
\DoxyCodeLine{06206\ \ \ CLEAR\_BIT(RCC\_C2-\/>APB1LENR,\ Periphs);}
\DoxyCodeLine{06207\ \}}
\DoxyCodeLine{06208\ }
\DoxyCodeLine{06266\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_APB1\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{06267\ \{}
\DoxyCodeLine{06268\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{06269\ \ \ SET\_BIT(RCC\_C2-\/>APB1LLPENR,\ Periphs);}
\DoxyCodeLine{06270\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{06271\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LLPENR,\ Periphs);}
\DoxyCodeLine{06272\ \ \ (void)tmpreg;}
\DoxyCodeLine{06273\ \}}
\DoxyCodeLine{06274\ }
\DoxyCodeLine{06332\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_APB1\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{06333\ \{}
\DoxyCodeLine{06334\ \ \ CLEAR\_BIT(RCC\_C2-\/>APB1LLPENR,\ Periphs);}
\DoxyCodeLine{06335\ \}}
\DoxyCodeLine{06336\ }
\DoxyCodeLine{06356\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_APB1\_GRP2\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{06357\ \{}
\DoxyCodeLine{06358\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{06359\ \ \ SET\_BIT(RCC\_C2-\/>APB1HENR,\ Periphs);}
\DoxyCodeLine{06360\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{06361\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1HENR,\ Periphs);}
\DoxyCodeLine{06362\ \ \ (void)tmpreg;}
\DoxyCodeLine{06363\ \}}
\DoxyCodeLine{06364\ }
\DoxyCodeLine{06384\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_C2\_APB1\_GRP2\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{06385\ \{}
\DoxyCodeLine{06386\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC\_C2-\/>APB1HENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{06387\ \}}
\DoxyCodeLine{06388\ }
\DoxyCodeLine{06408\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_APB1\_GRP2\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{06409\ \{}
\DoxyCodeLine{06410\ \ \ CLEAR\_BIT(RCC\_C2-\/>APB1HENR,\ Periphs);}
\DoxyCodeLine{06411\ \}}
\DoxyCodeLine{06412\ }
\DoxyCodeLine{06432\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_APB1\_GRP2\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{06433\ \{}
\DoxyCodeLine{06434\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{06435\ \ \ SET\_BIT(RCC\_C2-\/>APB1HLPENR,\ Periphs);}
\DoxyCodeLine{06436\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{06437\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1HLPENR,\ Periphs);}
\DoxyCodeLine{06438\ \ \ (void)tmpreg;}
\DoxyCodeLine{06439\ \}}
\DoxyCodeLine{06440\ }
\DoxyCodeLine{06460\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_APB1\_GRP2\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{06461\ \{}
\DoxyCodeLine{06462\ \ \ CLEAR\_BIT(RCC\_C2-\/>APB1HLPENR,\ Periphs);}
\DoxyCodeLine{06463\ \}}
\DoxyCodeLine{06464\ }
\DoxyCodeLine{06468\ }
\DoxyCodeLine{06472\ }
\DoxyCodeLine{06511\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_APB2\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{06512\ \{}
\DoxyCodeLine{06513\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{06514\ \ \ SET\_BIT(RCC\_C2-\/>APB2ENR,\ Periphs);}
\DoxyCodeLine{06515\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{06516\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB2ENR,\ Periphs);}
\DoxyCodeLine{06517\ \ \ (void)tmpreg;}
\DoxyCodeLine{06518\ \}}
\DoxyCodeLine{06519\ }
\DoxyCodeLine{06557\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_C2\_APB2\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{06558\ \{}
\DoxyCodeLine{06559\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC\_C2-\/>APB2ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{06560\ \}}
\DoxyCodeLine{06561\ }
\DoxyCodeLine{06599\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_APB2\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{06600\ \{}
\DoxyCodeLine{06601\ \ \ CLEAR\_BIT(RCC\_C2-\/>APB2ENR,\ Periphs);}
\DoxyCodeLine{06602\ \}}
\DoxyCodeLine{06603\ }
\DoxyCodeLine{06641\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_APB2\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{06642\ \{}
\DoxyCodeLine{06643\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{06644\ \ \ SET\_BIT(RCC\_C2-\/>APB2LPENR,\ Periphs);}
\DoxyCodeLine{06645\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{06646\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB2LPENR,\ Periphs);}
\DoxyCodeLine{06647\ \ \ (void)tmpreg;}
\DoxyCodeLine{06648\ \}}
\DoxyCodeLine{06649\ }
\DoxyCodeLine{06687\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_APB2\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{06688\ \{}
\DoxyCodeLine{06689\ \ \ CLEAR\_BIT(RCC\_C2-\/>APB2LPENR,\ Periphs);}
\DoxyCodeLine{06690\ \}}
\DoxyCodeLine{06691\ }
\DoxyCodeLine{06695\ }
\DoxyCodeLine{06699\ }
\DoxyCodeLine{06731\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_APB4\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{06732\ \{}
\DoxyCodeLine{06733\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{06734\ \ \ SET\_BIT(RCC\_C2-\/>APB4ENR,\ Periphs);}
\DoxyCodeLine{06735\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{06736\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB4ENR,\ Periphs);}
\DoxyCodeLine{06737\ \ \ (void)tmpreg;}
\DoxyCodeLine{06738\ \}}
\DoxyCodeLine{06739\ }
\DoxyCodeLine{06771\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_C2\_APB4\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{06772\ \{}
\DoxyCodeLine{06773\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC\_C2-\/>APB4ENR,\ Periphs)\ ==\ Periphs)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{06774\ \}}
\DoxyCodeLine{06775\ }
\DoxyCodeLine{06807\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_APB4\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{06808\ \{}
\DoxyCodeLine{06809\ \ \ CLEAR\_BIT(RCC\_C2-\/>APB4ENR,\ Periphs);}
\DoxyCodeLine{06810\ \}}
\DoxyCodeLine{06811\ }
\DoxyCodeLine{06843\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_APB4\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{06844\ \{}
\DoxyCodeLine{06845\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{06846\ \ \ SET\_BIT(RCC\_C2-\/>APB4LPENR,\ Periphs);}
\DoxyCodeLine{06847\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{06848\ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB4LPENR,\ Periphs);}
\DoxyCodeLine{06849\ \ \ (void)tmpreg;}
\DoxyCodeLine{06850\ \}}
\DoxyCodeLine{06851\ }
\DoxyCodeLine{06883\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_C2\_APB4\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{06884\ \{}
\DoxyCodeLine{06885\ \ \ CLEAR\_BIT(RCC\_C2-\/>APB4LPENR,\ Periphs);}
\DoxyCodeLine{06886\ \}}
\DoxyCodeLine{06887\ }
\DoxyCodeLine{06891\ }
\DoxyCodeLine{06892\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{06893\ }
\DoxyCodeLine{06897\ }
\DoxyCodeLine{06901\ }
\DoxyCodeLine{06902\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(RCC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06903\ }
\DoxyCodeLine{06907\ }
\DoxyCodeLine{06908\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{06909\ \}}
\DoxyCodeLine{06910\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{06911\ }
\DoxyCodeLine{06912\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7xx\_LL\_BUS\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06913\ }
\DoxyCodeLine{06914\ }

\end{DoxyCode}
